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ABSTRACT
This paper deals with two of the fundamental blocks
of rapid single flux quantum electronics, namely the
single Josephson junction and the Josephson junction
comparator. The switching behavior of these blocks
are exploited by numerical simulations. The obtained
results may be used to derive the behavior of more com-
plex circuits like the Josephson transmission line or the
delay flip flop without recourse to further simulations.
This can speed up the design process significantly.
Index Terms— RSFQ, fundamental building blocks
1. INTRODUCTION
Rapid Single Flux Quantum (RSFQ) electronics is a
digital logic family where the information is coded by
the presence or absence of a magnetic flux quantum
Φ0 = 2.07 · 10−15Vs. The active element of RSFQ elec-
tronics is the Josephson junction which is a two ter-
minal device. Apart from Josephson junctions, there
are also inductors necessary for the correct operation
of RSFQ circuits.
A possible way to model complex RSFQ circuits is
to use a circuit simulator. Based on this approach one
can extract all demanded performance metrics. From
a designer point of view it is desirable to have an es-
timation of the performance prior to the simulation.
One possibility to predict the behavior is to decompose
the circuit into fundamental building blocks. Since the
behavior of the fundamental building blocks is well
known, one is able to derive the behavior of the com-
plete circuit.
The method of decomposition makes use of fun-
damental building blocks. In RSFQ electronics, there
are three building blocks, the single Josephson junc-
tion, a stack of two Josephson junctions and a storing
loop composed of two Josephson junctions connected
by a large inductor [1]. Any RSFQ circuit can be de-
composed into these three blocks. Since we are inter-
ested in the dynamic behavior of the circuit only the
This work was supported by the Office of Naval Research
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single Josephson junction and the Josephson junction
stack are of importance.
2. SWITCHING BEHAVIOR OF A SINGLE
JOSEPHSON JUNCTION
The single Josephson junction is used for three differ-
ent purposes: as a repeater, for data transmission and
for decoupling. The switching of a Josephson junction
perfectly restores the digital information. This char-
acteristic is mainly exploited in the receiver of a pas-
sive transmission line. For short distance one may use
a chain of Josephson junctions for data transmission
and/or data delay. More advanced cells, e.g., logic gates,
data splitters and mergers, are designed such that the
static interface currents to adjacent cells are zero. This
condition can be effectively fulfilled by appending sin-
gle Josephson junctions at the inputs and outputs. By
this way a decoupling of adjacent cells is ensured. A
schematic of a Josephson junction embedded between
two inductors and with current source to tune the de-
sired operation point is depicted in Fig. 1.
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Fig. 1. A Josephson junction symbolised by a cross em-
bedded between two inductors and a bias current source
A Josephson junction may be modeled by the RCSJ
(resistively capacitively shunted junction) model depicted
in Fig. 2 (the cross symbol of Fig. 1 unifies the com-
plete RCSJ model). It is mathematically described by
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the following system of differential equations
C
du
dt
+ Icsin(ϕ) +
1
Rn
u− in − itot = 0 (1)
dϕ
dt
− 2pi
Φ0
u = 0 (2)
which can readily be implemented in a circuit simula-
tor. The parameters of the junction are its capacitance
C, its critical current Ic, and its shunt resistor Rn. The
unknowns which have to evaluated during a circuit sim-
ulation are the superconductive phase difference ϕ and
the voltage drop u across the Josephson junction. The
current itot is in general a time dependant excitation
of the network, whereas in is a Gaussian white noise
source caused by the random motion of the electrons
within the resistor. It is modeled as the formal deriva-
tive of a Wiener process with the following expectation
values
E{in(t)} = 0 (3)
E{in(t)in(s)} = 2kBT
Rn
δ(t− s) (4)
where kB is the Boltzmann constant and T is the abso-
lute temperature.
ij ires icapitot in
Fig. 2. RCSJ model of a Josephson junction with a
noise current source
The switching behavior of a Josephson junction can
be studied by investigating the behavior of a long Joseph-
son transmission line (JTL). In Fig. 1 a segment of
such a JTL is shown which is replicated to the left and
right side several times. The network dynamics are de-
scribed by the following differential-difference equa-
tion
ib = Icsin(ϕk) +
Φ0
2piRn
dϕk
dt
+
CΦ0
2pi
d2ϕk
dt2
− Φ0
2piL
(ϕk−1 − 2ϕk + ϕk+1). (5)
where the linear relationship between inductor current
and superconductive phase difference across the induc-
tor is already incooperated. Due to the sine term, this
equation is nonlinear and has no known closed form
solution. Hence numerical simulations are necessary
in order to gain additional insight.
The most important parameter of a single Joseph-
son junction is the time delay tJJ for the propagation of
a single flux quantum. This time delay is caused by the
finite switching speed of the junction. There are several
possibilities to define the switching time in simulations
using either current, voltage or phase information. All
possibilities lead to same results, but sometimes one of
them is more convenient. If a single flux quantum pulse
propagates along the Josephson transmission line from
the left to right, a current pulse through the two induc-
tors close to the junction appears. The difference be-
tween the location of their maxima is used as the time
delay in this paper. The time delay for nominal design
values p0, listed in Table 1, amounts to approximately
5.1 ps. The robustness against process variations can
be studied by a numerical sensitivity analysis which as-
sumes a linear dependence between the deviation of a
design parameter and the time delay according to
tJJ(p) ≈ tJJ(p0) + ∂tJJ(p)
∂pi
∣∣∣∣
p=p0
◦ (p− p0). (6)
Due to the presence of noise the time delay tJJ is
no longer deterministic, but a stochastic variable τJJ.
Hence, the mean value µτ and the variance σ2τ are ade-
quate measures to characterize the stochastic variable
E{τJJ(p)} = µτ (p) = tJJ(p) (7)
E{(τJJ(p)− µτ (p))2} = σ2τ (p) (8)
where E denotes the expectation operator. In Table 1
the results of the sensitivity analysis are summarized.
The maximum deviation from the straight line approx-
imation are 0.3% and 1.6% for the sensitivity of the
mean value and the variance, respectively. The capac-
itance has the least influence of all parameters on both
expectation values. The sensitivity to the shunt resis-
tor and the inductor are equal but with different sign.
The effect of the critical current is even higher on the
switching speed than for the former parameters. The
bias current determined by the measurement setup has
the highest influence at all.
Another important parameter is the correlation be-
tween the time delays of two adjacent Josephsons junc-
tion of the JTL. It is a measure for the influence of the
noise current of one junction on the switching behav-
ior of the other one. In our simulations the correlation
coefficient was -0.08. The minus sign means that a fast
switching of the first junction entails a slower switch-
ing of the second junction and vice versa. A correla-
tion coefficient of one corresponds to fully correlated
switching times.
The knowledge of the behavior of a single junction
can be used to derive the timing behavior of a JTL com-
prising 20 Josephson junctions. The mean value for the
time delay of pulse propagating on a JTL obtained by
a simulation agrees very well with the estimated value.
However, applying this method to the variance of the
time delay a discrepancy appears. Due to the anticor-
related switching speed of two adjacent junctions the
overall variance is overestimated. All values are sum-
marized in Table 2.
Table 1. Numerical sensitivity analysis of the the
mean value and the variance of the switching time of
a Josephson junction embedded within a JTL. 16000
events were used to estimate the statistical quantities.
pi p0i
∂µJJ
∂pi
∣∣∣∣
p=p0
∂σ2JJ(p)
∂pi
∣∣∣∣
p=p0
Ic 250 µA
319fs
12.5µA
1.59·10−3(ps)2
12.5µA
C 1.30 pF 64fs
65fF
0.11·10−3(ps)2
66fF
Rn 1.00 Ω -
147fs
0.05Ω
-
1.57·10−3(ps)2
0.05Ω
L 2.00 pH 175fs
0.2pH
1.21·10−3(ps)2
0.2pH
ib 175 µA -
360fs
8.75µA
-
2.51·10−3(ps)2
8.75µA
Table 2. Comparison of estimated and simulated delay
time values of a JTL comprising 20 Josephson junc-
tions
Parameter single estimation simulation
junction for JTL of JTL
µ [ps] 5.12 102.4 102.5
σ2[(ps)2] 0.016 0.032 0.027
3. SWITCHING BEHAVIOR OF A JOSEPHSON
JUNCTION COMPARATOR
The Josephson junction comparator is not only one of
the fundamental building blocks of RSFQ circuits, but
it is also used in superconductive analog-to-digital con-
verters or in Josephson sampler circuits. In these appli-
cations the performance is often limited by the switch-
ing behavior of the Josephson comparator. The Joseph-
son comparator is a 1-bit quantizer with three limiting
parameters: first the threshold uncertainty (grayzone
width), second the decision time to output a ”0” or a
”1” and third the variance of the decision time.
A Josephson junction comparator is normally driven
by a continuous stream of SFQ pulses generated by the
driver junction J1. In an idealized RSFQ circuit with
no thermal noise sources the SFQ pulses are equally
separated by the sampling clock period ts. For a suffi-
ciently large sampling clock period either the upper J2
or the lower J3 comparator junction switches depend-
ing on the signal current isig (Fig. 3(a)). The switching
behavior pr3(isig) of the junction J3 of a Josephson
comparator is depicted in Fig. 3(b). It can simply be
expressed by a Heaviside step function
pr3(isig) = h(isig − µsig). (9)
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Fig. 3. A single Josephson junction (a) and a Josephson
comparator (b) are two fundamental building blocks for
RSFQ circuits
Due to the presence of noise in a real world circuit
(T > 0K), the step function will be smoothed as in-
dicated in Fig. 3(b) and the following equation holds
pr3(isig) =
1
2
+
1
2
erf
(√
pi
isig − µsig
∆isig
)
(10)
where ∆isig is defined as the grayzone width and erf is
the error function.
If the lower junction switches, an SFQ pulse prop-
agates from the left to the right with certain stochas-
tic time delay characterized by its mean value µJC and
variance σ2JC. For the comparator we used the phase
information to define the time delay by evaluating the
time difference between the location of the phase value
of 5 of one of the comparator junctions and the driver
junction J1. The time delay is very susceptible to any
change of the signal current isig, but also, as in the case
of a single junction, to inductor and junction parame-
ter values. In comparison to the time delay of the sin-
gle junction much higher values are obtained. In Fig.
4 one can see the dependence of the mean value and
standard deviation of the time delay for different sig-
nal current levels. The mean switching time and its
variance of one of the comparator junction augments
inversely to its switching probability. The maximum
switching time for the upper µJC2 and lower µJC3 is
about 25 ps, i.e., 5 times higher than for single Joseph-
son junction. The standard deviation reaches levels of
8 ps which corresponds to a JTL of 65 junctions.
In Table 3 the grayzone width is compared with the
two timing parameters. Evidently, there is a trade-off
between fast switching and a reliable decision. Es-
pecially, the reduction of 50% of the grayzone width
yields a four fold increase of the switching time and 20
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Fig. 4. Timing behavior of a the two comparator junc-
tions for a bias level of 350 µA
Table 3. Comparison between the grayzone width and
timing parameters for different bias levels
ib [µA] ∆isig µJC σJC
(pr3 = 0.5) (pr3 = 0.5)
320 5.5 ps 50 ps 38 ps
350 10.4 ps 18 ps 7 ps
380 11.2 ps 13 ps 2 ps
fold increase of its standard deviation.
4. MODELING OF A DELAY FLIP FLOP
The delay flip flop (DFF) is used as a flux storing el-
ement. In Fig. 5 the schematic of a DFF is shown.
Apart from a connected JTL on the right hand side of
the lower comparator junction, a second load, a storing
loop, appears on the left hand side. The basic idea of
our modeling approach is not simulate the circuit as a
whole, but to unify the two loads in a single one, so that
results of the previous section can readily be used.
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Fig. 5. Delay flip flop having a storing loop as a load
on the left hand side of the lower junction
At the joining point of the two comparator junctions
the differential currents are distributed according to an
inductive current divider according to
i4
i5
≈ L5LJ5
L4LJ4
(11)
where the differential Josephson inductance of a junc-
tion depending on its phase drop ϕ is defined by
LJ =
Φ0
2piIccos(ϕ)
. (12)
5. SUMMARY
Adapted from the behavior of two fundamental build-
ing blocks, the single Josephson junction and the Joseph-
son junction comparator, the timing behavior of more
complex circuits may be derived without further nu-
merical simulations. In the case of the Josephson trans-
mission line the calculated mean value of delay time
and the simulated agree perfectly whereas the calcu-
lated jitter is approximately 20% above the simulated
value due to anticorrelated switching of the junctions.
A second example the delay flip flop seems to be at-
tractive for estimations based on the Josephson junction
comparator, but further investigation are still necessary.
In summary, the method of decomposition enables the
designer to choose adequate parameters for complex
circuits prior to a detailed Spice simulation and, there-
fore, accelerates the design cycle significantly.
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